Search Results for author:
Found 6 papers, 2 papers with code
An Energy-efficient Capacitive-Memristive Content Addressable Memory
Content addressable memory is popular in the field of intelligent computing systems with its searching nature.
An FPGA Architecture for Online Learning using the Tsetlin Machine
We present use cases for online learning using the proposed infrastructure and demonstrate the energy/performance/accuracy trade-offs.
Energy-frugal and Interpretable AI Hardware Design using Learning Automata
Our analyses provides the first insights into conflicting design tradeoffs involved in energy-efficient and interpretable decision models for this new artificial intelligence hardware architecture.
Self-timed Reinforcement Learning using Tsetlin Machine
We present a hardware design for the learning datapath of the Tsetlin machine algorithm, along with a latency analysis of the inference datapath.
Low-Latency Asynchronous Logic Design for Inference at the Edge
Average latency of the proposed circuit is reduced by 10x compared with the synchronous implementation whilst maintaining similar area.
A Novel Multi-Step Finite-State Automaton for Arbitrarily Deterministic Tsetlin Machine Learning
However, TMs rely heavily on energy-costly random number generation to stochastically guide a team of Tsetlin Automata to a Nash Equilibrium of the TM game.
