Search Results for author:
Found 2 papers, 1 papers with code
Towards Machine Learning for Placement and Routing in Chip Design: a Methodological Overview
Placement and routing are two indispensable and challenging (NP-hard) tasks in modern chip design flows.
On Joint Learning for Solving Placement and Routing in Chip Design
To achieve end-to-end placement learning, we first propose a joint learning method termed by DeepPlace for the placement of macros and standard cells, by the integration of reinforcement learning with a gradient based optimization scheme.
Cannot find the paper you are looking for? You can
Submit a new open access paper.
