Search Results for author:
Found 5 papers, 1 papers with code
Real-time cortical simulations: energy and interconnect scaling on distributed systems
We demonstrate the importance of the design of low-latency interconnect for speed and energy consumption.
The Brain on Low Power Architectures - Efficient Simulation of Cortical Slow Waves and Asynchronous States
DPSNN can be configured to stress either the networking or the computation features available on the execution platforms.
Gaussian and exponential lateral connectivity on distributed spiking neural network simulation
We measured the impact of long-range exponentially decaying intra-areal lateral connectivity on the scaling and memory occupation of a distributed spiking neural network simulator compared to that of short-range Gaussian decays.
EURETILE D7.3 - Dynamic DAL benchmark coding, measurements on MPI version of DPSNN-STDP (distributed plastic spiking neural net) and improvements to other DAL codes
The EURETILE project required the selection and coding of a set of dedicated benchmarks.
EURETILE 2010-2012 summary: first three years of activity of the European Reference Tiled Experiment
Furthermore, EURETILE investigates and implements the innovations for equipping the elementary HW tile with high-bandwidth, low-latency brain-like inter-tile communication emulating 3 levels of connection hierarchy, namely neural columns, cortical areas and cortex, and develops a dedicated cortical simulation benchmark: DPSNN-STDP (Distributed Polychronous Spiking Neural Net with synaptic Spiking Time Dependent Plasticity).
