Search Results for author:
Found 1 papers, 1 papers with code
A Lightweight Inception Boosted U-Net Neural Network for Routability Prediction
As the modern CPU, GPU, and NPU chip design complexity and transistor counts keep increasing, and with the relentless shrinking of semiconductor technology nodes to nearly 1 nanometer, the placement and routing have gradually become the two most pivotal processes in modern very-large-scale-integrated (VLSI) circuit back-end design.
Cannot find the paper you are looking for? You can
Submit a new open access paper.
