no code implementations • 29 Nov 2021 • Lorenzo Ferretti, Andrea Cini, Georgios Zacharopoulos, Cesare Alippi, Laura Pozzi
The design of efficient hardware accelerators for high-throughput data-processing applications, e. g., deep neural networks, is a challenging task in computer architecture design.
